Welcome To Ask or Share your Answers For Others

Recent questions tagged hdl

0 votes

1 answer 824 views

hdl - What is the difference between reg and wire in a verilog module

asked Oct 17, 2021 in Technique[技术] by 深蓝 (71.8m points)

0 votes

1 answer 929 views

hdl - How does adding 1'b1 to 8 bit reg work in Verilog?

asked Oct 7, 2021 in Technique[技术] by 深蓝 (71.8m points)

0 votes

1 answer 706 views

hdl - What is the difference between reg and wire in a verilog module

asked Oct 7, 2021 in Technique[技术] by 深蓝 (71.8m points)

0 votes

1 answer 1.0k views

hdl - Implementing a Repetition error correcting code in Verilog

asked Jan 27, 2021 in Technique[技术] by 深蓝 (71.8m points)

0 votes

1 answer 4.1k views

hdl - chip Mux4way16 not run ontil the end on ?HardwareSimulator (VHDL)

asked Jan 24, 2021 in Technique[技术] by 深蓝 (71.8m points)

To see more, click for the full list of questions or popular tags.

...